REIKHTECHI L, FAZELI M, PATOOGHY A. A Power Efficient Register File Architecture in Embedded Processors. ijnes [Internet]. 2019 Jun. 4 [cited 2024 Dec. 16];7(3):36-42. Available from: https://ijnes.org/index.php/ijnes/article/view/168