REIKHTECHI, L., M. FAZELI, and A. PATOOGHY. “A Power Efficient Register File Architecture in Embedded Processors”. International Journal of Natural and Engineering Sciences, vol. 7, no. 3, June 2019, pp. 36-42, https://ijnes.org/index.php/ijnes/article/view/168.