L. REIKHTECHI, M. FAZELI, and A. PATOOGHY, “A Power Efficient Register File Architecture in Embedded Processors”, ijnes, vol. 7, no. 3, pp. 36–42, Jun. 2019.