REIKHTECHI, L., FAZELI, M. and PATOOGHY, A. (2019) “A Power Efficient Register File Architecture in Embedded Processors”, International Journal of Natural and Engineering Sciences, 7(3), pp. 36–42. Available at: https://ijnes.org/index.php/ijnes/article/view/168 (Accessed: 14 November 2024).