REIKHTECHI, L., FAZELI, M., & PATOOGHY, A. (2019). A Power Efficient Register File Architecture in Embedded Processors. International Journal of Natural and Engineering Sciences, 7(3), 36–42. Retrieved from https://ijnes.org/index.php/ijnes/article/view/168