REIKHTECHI, L., FAZELI, M. and PATOOGHY, A. 2019. A Power Efficient Register File Architecture in Embedded Processors. International Journal of Natural and Engineering Sciences. 7, 3 (Jun. 2019), 36–42.